Electrical Properties of a CuPc Field-Effect Transistor Using a UV/Ozone Treated and Untreated Substrate

Ho-Shik Lee, Min-Woo Cheon, and Yong-Pil Park
Department of Hospital Service & Biomedical Science, Dongshin University, Naju 520-714, Korea

Received : January 3, 2011; Accepted : January 18, 2011

An organic field-effect transistor (OFET) was fabricated using a copper phthalocyanine (CuPc) as the active layer on the silicon substrate. The CuPc FET device was configured as a top-contact type. The substrate temperature was room temperature. The CuPc thickness was 40 nm, and the channel length and channel width were 100 μm and 3 mm, respectively. Typical current-voltage (I-V) characteristics of the CuPc FET were observed and subsequently compared to the UV/ozone treatment on substrate surface.

Keywords: CuPc, Organic field-effect transistor, Current-voltage characteristics (I-V), UV/ozone treatment

1. INTRODUCTION

Organic semiconductors have recently been used as active layers in electronic devices such as field-effect transistors (FETs). In efforts to improve device performance, researchers have allotted great attention to the carrier transport mechanisms of organic semiconductors [1,2]. Copper phthalocyanine (CuPc) materials have exhibited excellent semiconductor performance and have been studied for applications as organic FETs (OFETs).

Material choice changes the work function of an electrode. Furthermore, the surface treatment can control a metal surface’s effective work function. Two surface treatments are the UV-ozone treatment or the plasma treatment of the substrate and electrode surface [3,4].

For both treatments, the devices studied exhibited operation voltage decreases. This clearly shows that the efficiency of the charge injection from metal to organic layer is strongly dependent on the electronic state at the interface.

The effect of the UV/ozone treatment of the source and drain electrode on the CuPc FET characteristics are studied. Understanding the injection behavior of charges at the metal/organic interface is necessary for improving the FET operation. The transistor characteristics of a top contact CuPc FET are discussed based on the carrier accumulation around the electrode, taking into account the current-voltage (I-V) characteristics.

2. EXPERIMENTS

We were the UV/ozone treatment on the SiO₂ layer for the duration of 30 minute. Also, the UV/ozone treatment carried out with the Au source and drain electrodes before deposited the CuPc material. The UV/ozone-treatment was applied in a UV/ozone-treatment chamber (NL-UV 253S; Nippon Laser & Electronics Laboratory, Tokyo, Japan) filled with oxygen gas. During the UV/ozone-treatment, UV light from a low-pressure mercury lamp was irradiated onto the surface of the SiO₂ layer. The CuPc material was purchased from Tokyo Kasei Kogyo Co. Ltd. (Tokyo, Japan) and was used without purification. The CuPc material was deposited through the thermal evaporation method. The CuPc material deposition rate was 0.5 Å/s and. The vacuum level less was maintained at less than 10⁻⁶ torr. The substrate was kept at a room temperature.

The samples on the pre-patterned top contact FET substrate and the thickness of the CuPc layer was approximately 40 nm. The deposition rate was monitored by a quartz crystal microbalance (QCM).

Figure 1 shows a molecular structure and the device structure of the top-contact CuPc FET. The CuPc FET was fabricated using the silicon substrate. The channel length (L) was 100 μm and channel width was 3 mm and also, the active material thickness was about 40 nm. The I-V characteristics were studied under ambient conditions using a source-meter (Keithley type-2400; Keithley Instruments Inc., Cleveland, OH USA).

† Author to whom all correspondence should be addressed: E-mail: yppark@dsu.ac.kr
3. RESULTS AND DISCUSSION

Figure 2 shows the atomic force microscopy (AFM) images of the CuPc thin film surface with the SiO$_2$ substrate. The CuPc materials were layered parallel with the substrate, clearly displaying the CuPc grain.

Figure 3 shows the typical $I$-$V$ characteristics of a CuPc FET using an untreated substrate with the CuPC FET. Gate voltages between 0 and -80 V were applied with a constant scanning rate. Typical FET characteristics were observed though the $V_D$ and $V_G$ voltages were very high. $V_D$ and $V_G$ represent the applied voltages between drain and source electrodes, and gate and source electrodes, respectively. As shown in Fig. 3, the CuPc FET using an untreated substrate shows enhanced n-channel FET behavior. Interestingly on the other hand, we observed more than faster saturated region of the CuPc FET with a UV/ozone treated substrate in Fig. 4.

Figure 5 shows the transfer characteristics of the CuPC FET using an untreated substrate. Figure 6 shows the CuPc FET with a UV/ozone treated substrate. According to the transfer characteristics ($I_{D}$ vs $V_{G}$) of these FETs shown in Figs. 5 and 6, the threshold voltage, $V_{th}$, decreased with a UV/ozone treatment substrate. The threshold voltage was estimated for the UV/ozone-treated and untreated
substrate sample about 30 V and 5 V. We also calculated the field-effect mobility of $1.2 \times 10^{-5}$ cm$^2$/Vs using untreated substrate of the CuPc FET device and $1.2 \times 10^{-4}$ cm$^2$/Vs with UV/ozone treated substrate.

4. SUMMARY

Top-contact CuPc FET devices were fabricated. Subsequently, the I-V characteristics of the devices were measured. The I-V characteristics show the similar FET characteristics as the n-type characteristics.

A significant change in the threshold voltage was observed with the UV/ozone treated substrate. The change manifested as a decrease from 30 V to 5 V. We also calculated the field-effect mobility of $1.2 \times 10^{-5}$ cm$^2$/Vs using untreated substrate in the CuPc FET device and $1.2 \times 10^{-4}$ cm$^2$/Vs with UV/ozone treated substrate.

REFERENCES